Asynchronous circuit design /
With asynchronous circuit design becoming a powerful tool in the development of new digital systems, circuit designers are expected to have asynchronous design skills and be able to leverage them to reduce power consumption and increase system speed. This book walks readers through all of the differ...
Saved in:
Main Author: | |
---|---|
Format: | Electronic eBook |
Language: | English |
Published: |
New York :
J. Wiley & Sons,
©2001.
|
Subjects: | |
Online Access: | CONNECT |
MARC
LEADER | 00000cam a2200000Ia 4500 | ||
---|---|---|---|
001 | in00006088681 | ||
006 | m o d | ||
007 | cr cnu---unuuu | ||
008 | 031017s2001 nyua ob 001 0 eng d | ||
005 | 20220718133001.1 | ||
010 | |z 2001024028 | ||
035 | |a 1WRLDSHRocm53227301 | ||
040 | |a N$T |b eng |e pn |c N$T |d YDXCP |d OCLCG |d OCLCQ |d IDEBK |d OCLCQ |d ZMC |d OCLCQ |d TEFOD |d EBLCP |d E7B |d ZI0 |d OCLCO |d OCLCQ |d UMI |d N$T |d NLGGC |d DEBSZ |d OCLCQ |d OCLCF |d DG1 |d BAKER |d BTCTA |d OCLCQ |d TEFOD |d COO |d OCLCQ |d DEBBG |d DG1 |d SUR |d LIP |d OCLCQ |d CHVBK |d GBVCP |d N$T |d OCLCQ |d UUM |d CEF |d INT |d OCLCQ |d WYU |d U3W |d UAB |d OCLCQ |d VT2 |d OCLCQ |d CNCEN |d ERF |d UKBTH |d UHL |d OCLCQ |d OCLCO |d OCLCQ |d UKEHC |d TOH |d OCLCO |d TAC |d OCLCQ | ||
016 | 7 | |a 040471464120 |2 Uk | |
019 | |a 77521759 |a 85819867 |a 156809412 |a 646791323 |a 811327468 |a 835420327 |a 839280012 |a 842439187 |a 849900530 |a 961593729 |a 962650992 |a 984885893 |a 992835061 |a 1053048859 |a 1103263516 |a 1105765278 |a 1112553359 |a 1112928659 |a 1113528836 |a 1129361519 |a 1152984843 |a 1159660742 |a 1192351407 |a 1200085999 |a 1224588479 |a 1240530950 |a 1302700061 | ||
020 | |a 0471464120 |q (electronic bk.) | ||
020 | |a 9780471464129 |q (electronic bk.) | ||
020 | |z 047141543X | ||
020 | |z 9780471415435 | ||
020 | |z 0404714641 | ||
020 | |z 9780404714642 | ||
020 | |z 0471224146 | ||
020 | |z 9780471224143 | ||
024 | 7 | |a 10.1002/0471224146 |2 doi | |
024 | 8 | |a 9780471415435 | |
035 | |a (OCoLC)53227301 |z (OCoLC)77521759 |z (OCoLC)85819867 |z (OCoLC)156809412 |z (OCoLC)646791323 |z (OCoLC)811327468 |z (OCoLC)835420327 |z (OCoLC)839280012 |z (OCoLC)842439187 |z (OCoLC)849900530 |z (OCoLC)961593729 |z (OCoLC)962650992 |z (OCoLC)984885893 |z (OCoLC)992835061 |z (OCoLC)1053048859 |z (OCoLC)1103263516 |z (OCoLC)1105765278 |z (OCoLC)1112553359 |z (OCoLC)1112928659 |z (OCoLC)1113528836 |z (OCoLC)1129361519 |z (OCoLC)1152984843 |z (OCoLC)1159660742 |z (OCoLC)1192351407 |z (OCoLC)1200085999 |z (OCoLC)1224588479 |z (OCoLC)1240530950 |z (OCoLC)1302700061 | ||
037 | |b OverDrive, Inc. |n http://www.overdrive.com | ||
037 | |a 2CCBFD9F-A44A-4178-AFFE-591E367E0A46 |b OverDrive, Inc. |n http://www.overdrive.com | ||
050 | 4 | |a TK7868.A79 |b M94 2001eb | |
082 | 0 | 4 | |a 621.3815 |2 22 |
049 | |a TXMM | ||
100 | 1 | |a Myers, Chris J., |d 1969- | |
245 | 1 | 0 | |a Asynchronous circuit design / |c Chris J. Myers. |
260 | |a New York : |b J. Wiley & Sons, |c ©2001. | ||
300 | |a 1 online resource (xvii, 404 pages) : |b illustrations | ||
336 | |a text |b txt |2 rdacontent | ||
337 | |a computer |b c |2 rdamedia | ||
338 | |a online resource |b cr |2 rdacarrier | ||
347 | |a text file | ||
504 | |a Includes bibliographical references (pages 365-392) and index. | ||
505 | 0 | 0 | |t Communication Channels -- |t Communication Protocols -- |t Graphical Representations -- |t Huffman Circuits -- |t Muller Circuits -- |t Timed Circuits -- |t Verification. |
520 | |a With asynchronous circuit design becoming a powerful tool in the development of new digital systems, circuit designers are expected to have asynchronous design skills and be able to leverage them to reduce power consumption and increase system speed. This book walks readers through all of the different methodologies of asynchronous circuit design, emphasizing practical techniques and real-world applications instead of theoretical simulation. | ||
588 | 0 | |a Print version record. | |
542 | |f Copyright © Wiley-Interscience |g 2001 | ||
590 | |a O'Reilly Online Learning Platform: Academic Edition (SAML SSO Access) | ||
650 | 0 | |a Asynchronous circuits |x Design and construction. | |
650 | 0 | |a Electronic circuit design. | |
730 | 0 | |a WORLDSHARE SUB RECORDS | |
776 | 0 | 8 | |i Print version: |a Myers, Chris J., 1969- |t Asynchronous circuit design. |d New York : J. Wiley & Sons, ©2001 |z 047141543X |w (DLC) 2001024028 |w (OCoLC)46314555 |
856 | 4 | 0 | |u https://go.oreilly.com/middle-tennessee-state-university/library/view/-/9780471415435/?ar |z CONNECT |3 O'Reilly |t 0 |
949 | |a ho0 | ||
994 | |a 92 |b TXM | ||
998 | |a wi |d z | ||
999 | f | f | |s e9af3324-c9c4-40f5-affb-b1aac826e210 |i 8794ce44-35f5-4359-947b-4c1fc60f306a |t 0 |
952 | f | f | |a Middle Tennessee State University |b Main |c James E. Walker Library |d Electronic Resources |t 0 |e TK7868.A79 M94 2001eb |h Library of Congress classification |
856 | 4 | 0 | |3 O'Reilly |t 0 |u https://go.oreilly.com/middle-tennessee-state-university/library/view/-/9780471415435/?ar |z CONNECT |